求翻译：In hierarchical architecture, supervisor synthesis is based on plant abstraction (high level model) which is supposed to be less complex than the original plant model (low level model)是什么意思？