|
关注：1
2013-05-23 12:21
求翻译：指出了适合我们所使用的 FPGA芯片的乘法器设计方法，在Quartus II软件使用Verilog HDL语言设计了一个高性能改进的8位加法数乘法器，是什么意思？ 待解决
 悬赏分：1
- 离问题结束还有
指出了适合我们所使用的 FPGA芯片的乘法器设计方法，在Quartus II软件使用Verilog HDL语言设计了一个高性能改进的8位加法数乘法器，
问题补充： |
|
2013-05-23 12:21:38
Pointed out that the multiplier design method we use fpga chip verilog hdl language design in quartus ii software addition the number of multipliers, a high-performance improvement of 8,
|
|
2013-05-23 12:23:18
Note that we use for the FPGA chip multiplier methods for the design, use the Quartus II Verilog HDL language software design of a high-performance improvement of the 8-bit the law of multiplication,
|
|
2013-05-23 12:24:58
Had pointed out suits FPGA chip multiplier design method which we use, used Verilog in the Quartus II software the HDL language to design a high performance improvement 8 addition number multiplier,
|
|
2013-05-23 12:26:38
Pointed out for us the design using FPGA chip multiplier method, in the Quartus II software design using Verilog HDL language has a number of high-performance 8-bit addition of improved multiplier,
|
|
2013-05-23 12:28:18
正在翻译，请等待...
|
湖北省互联网违法和不良信息举报平台 | 网上有害信息举报专区 | 电信诈骗举报专区 | 涉历史虚无主义有害信息举报专区 | 涉企侵权举报专区
