当前位置:首页 » 翻译 
  • 匿名
关注:1 2013-05-23 12:21

求翻译:His research areas cover advanced CMOS logic technology developments from front-end-of-line, middle-end-of-line, to back-end-of-line. Particularly he is interested in gate-stack module, strain engineering, silicide/contact modules, and Cu/ELK interconnects technologies. His current focuses are at sub-20nm planer transistor, 3D transistor designs, and strain related pattern density effects modeling. He is an IEEE-fellow in logic manufacturing area.是什么意思?

待解决 悬赏分:1 - 离问题结束还有
His research areas cover advanced CMOS logic technology developments from front-end-of-line, middle-end-of-line, to back-end-of-line. Particularly he is interested in gate-stack module, strain engineering, silicide/contact modules, and Cu/ELK interconnects technologies. His current focuses are at sub-20nm planer transistor, 3D transistor designs, and strain related pattern density effects modeling. He is an IEEE-fellow in logic manufacturing area.
问题补充:

  • 匿名
2013-05-23 12:26:38
他的研究领域覆盖技术发展先进 CMOS 逻辑,从前端-最终行的中间-的行尾后, 端线。特别是他很有兴趣门堆栈模块,工程、 应变硅化物/联系模块和铜/埃尔克互连技术。他目前的重点将在 sub 20nm 刨晶体管、 3D 晶体管设计和应变相关的模式建模的密度效应。他是 IEEE 院士在制造领域的逻辑。
 
 
网站首页

湖北省互联网违法和不良信息举报平台 | 网上有害信息举报专区 | 电信诈骗举报专区 | 涉历史虚无主义有害信息举报专区 | 涉企侵权举报专区

 
关 闭