|
关注:1
2013-05-23 12:21
求翻译:This bit is set to 1 whenever the received data input is held in the "spacing state" (logic 0) for longer than a full word transmission time, which is the total time of "start bit" + “data bits” + “parity” + “stop bits” duration, and is reset whenever the CPU reads the contents of this LSR register.是什么意思? 待解决
悬赏分:1
- 离问题结束还有
This bit is set to 1 whenever the received data input is held in the "spacing state" (logic 0) for longer than a full word transmission time, which is the total time of "start bit" + “data bits” + “parity” + “stop bits” duration, and is reset whenever the CPU reads the contents of this LSR register.
问题补充: |
湖北省互联网违法和不良信息举报平台 | 网上有害信息举报专区 | 电信诈骗举报专区 | 涉历史虚无主义有害信息举报专区 | 涉企侵权举报专区