求翻译：采用5+5分段式结构，通将DAC电容阵列分成高5位和低5位的结构，以及额外添加补偿电容的方法，提高电容之间的匹配，同时也降低了电容阵列的功耗。采用线性开关，提高采样速率。同时采用一种匹配性能较好的电容阵列进行版图布局，提高整体芯片的对称性，降低寄生参数的影响。最终在输入信号频率0.9562MHz，时钟频率125MHz 情况下SNDR后结果超过60dB。提高芯片性能的转换精度的同时，降低了芯片的整体面积以及功耗。是什么意思？

null

The use of sub-paragraph 5+5 structure, through the DAC capacitor array is divided into 5-bit and 5-bit low in the structure of the additional compensation capacitance methods to improve the match between capacitance and also reduce capacitance array power consumption. A linear increase switch, samp

Uses 5+5 sectional structures, passes divides into the DAC electric capacity array high 5 and the low 5 structures, as well as the extra increase compensation electric capacity method, enhances between the electric capacity the match, simultaneously also reduced the electric capacity array power los

Using 5+5 segmented structure, pass the DAC capacitor array into high 5 and the structure of the lower 5 bits, as well as additional compensation method of capacitance, improve the match between the capacitor, capacitor array power consumption is also reduced. Linear switch is used, increase the sam

null